Challenges in gate level modeling for delay and SI at 65nm and below.

Igor Keller, King Ho Tam, Vinod Kariat

Browse the full DAC paper archive.