Clock tree synthesis with pre-bond testability for 3D stacked IC designs.

Tak-Yung Kim, Taewhan Kim

Browse the full DAC paper archive.