Skip to content

An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design.

Jaewon Kim, Sung-Mo Kang

VenueA*DAC
Year1997
ProceedingsDAC

Browse the full DAC paper archive.