Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design.
Jaewon Kim
,
Sung-Mo Kang
Venue
A*
DAC
Year
1997
Proceedings
DAC
DBLP record
conf/dac/KimK97 ↗
Browse the full
DAC paper archive
.