A delay test system for high speed logic LSI's.

Kuniaki Kishida, F. Shirotori, Y. Ikemoto, Shun Ishiyama, Terumine Hayashi

Browse the full DAC paper archive.