Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect.

Roman Kuznar, Franc Brglez, Baldomir Zajc

Browse the full DAC paper archive.