A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.

Ming-che Lai, Zhiying Wang, Lei Gao, Hongyi Lu, Kui Dai

Browse the full DAC paper archive.