Skip to content

System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.

Glenn Leary, Weijia Che, Karam S. Chatha

VenueA*DAC
Year2012
ProceedingsDAC

Browse the full DAC paper archive.