Skip to content

Realistic Fault Modeling for VLSI Testing.

Wojciech Maly

VenueA*DAC
Year1987
ProceedingsDAC

Browse the full DAC paper archive.