Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL.

John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas

Browse the full DAC paper archive.