Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design.

Yasushi Ogawa, Tsutomu Itoh, Yoshio Miki, Tatsuki Ishii, Yasuo Sato, Reiji Toyoshima

Browse the full DAC paper archive.