Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.

Sujan Pandey, Manfred Glesner

Browse the full DAC paper archive.