Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture.

Sang Phill Park, Sumeet Kumar Gupta, Niladri Narayan Mojumder, Anand Raghunathan, Kaushik Roy

Browse the full DAC paper archive.