Skip to content

A formal method for computer design verification.

Vijay Pitchumani, Edward P. Stabler

VenueA*DAC
Year1982
ProceedingsDAC

Browse the full DAC paper archive.