An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full DAC paper archive.