Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points.
Irith Pomeranz
,
Sudhakar M. Reddy
Venue
A*
DAC
Year
1994
Proceedings
DAC
DBLP record
conf/dac/PomeranzR94 ↗
Browse the full
DAC paper archive
.