Skip to content

Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points.

Irith Pomeranz, Sudhakar M. Reddy

VenueA*DAC
Year1994
ProceedingsDAC

Browse the full DAC paper archive.