Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full DAC paper archive.