Reducing DRAM Latency via In-situ Temperature- and Process-Variation-Aware Timing Detection and Adaption.

Yuxuan Qin, Chuxiong Lin, Mingche Lai, Zhang Luo, Shi Xu, Weifeng He

Browse the full DAC paper archive.