Skip to content

Power minimization using control generated clocks.

M. Srikanth Rao, S. K. Nandy

VenueA*DAC
Year2000
ProceedingsDAC

Browse the full DAC paper archive.