A gate level model for CMOS combinational logic circuits with application to fault detection.

Sudhakar M. Reddy, Vishwani D. Agrawal, Sunil K. Jain

Browse the full DAC paper archive.