Incremental logic synthesis through gate logic structure identification.

T. Shinsha, T. Kubo, Y. Sakataya, J. Koshishita, Koichiro Ishihara

Browse the full DAC paper archive.