Latency and Latch Count Minimization in Wave Steered Circuits.

Amit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska

Browse the full DAC paper archive.