Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.

Mathias Soeken, Anupam Chattopadhyay

Browse the full DAC paper archive.