Skip to content

Partitioning of logic graphs: A theoretical analysis of pin reduction.

Robert B. Hitchcock Sr.

VenueA*DAC
Year1970
ProceedingsDAC

Browse the full DAC paper archive.