High-Level Synthesis from VHDL with Exact Timing Constraints.

A. Stoll, Peter Duzy

Browse the full DAC paper archive.