RDE-based transistor-level gate simulation for statistical static timing analysis.

Qin Tang, Amir Zjajo, Michel Berkelaar, Nick van der Meijs

Browse the full DAC paper archive.