Skip to content

A false-path aware formal static timing analyzer considering simultaneous input transitions.

Shihheng Tsai, Chung-Yang Huang

VenueA*DAC
Year2009
ProceedingsDAC

Browse the full DAC paper archive.