Buffer sizing for clock power minimization subject to general skew constraints.

Kai Wang, Malgorzata Marek-Sadowska

Browse the full DAC paper archive.