Skip to content

Circuit design challenges at the 14nm technology node.

James D. Warnock

VenueA*DAC
Year2011
ProceedingsDAC

Browse the full DAC paper archive.