Useful-Skew Clock Routing With Gate Sizing for Low Power Design.

Joe G. Xi, Wayne Wei-Ming Dai

Browse the full DAC paper archive.