Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification.

Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang

Browse the full DAC paper archive.