A CPPLL hierarchical optimization methodology considering jitter, power and locking time.

Jun Zou, Daniel Mueller, Helmut E. Graeb, Ulf Schlichtmann

Browse the full DAC paper archive.