System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs.

Karthik Chandrasekar, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens

Browse the full DATE paper archive.