Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks.

Luca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi

Browse the full DATE paper archive.