A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method.

Tobias Bjerregaard, Mikkel Bystrup Stensgaard, Jens Spars

Browse the full DATE paper archive.