Skip to content

On testing prebond dies with incomplete clock networks in a 3D IC using DLLs.

Michael Buttrick, Sandip Kundu

VenueADATE
Year2011
ProceedingsDATE

Browse the full DATE paper archive.