High-level modeling and synthesis for embedded FPGAs.

Xiaolin Chen, Shuai Li, Jochen Schleifer, Thomas Coenen, Anupam Chattopadhyay, Gerd Ascheid, Tobias G. Noll

Browse the full DATE paper archive.