An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement.

Satish Ganesan, Ranga Vemuri

Browse the full DATE paper archive.