A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits.

Oscar Garnica, Juan Lanchares, Romn Hermida

Browse the full DATE paper archive.