Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
Interface timing verification with delay correlation using constraint logic programming.
Pierre Girodias
,
Eduard Cerny
Venue
A
DATE
Year
1997
Proceedings
ED&TC
DBLP record
conf/date/GirodiasC97 ↗
Browse the full
DATE paper archive
.