Skip to content

Interface timing verification with delay correlation using constraint logic programming.

Pierre Girodias, Eduard Cerny

VenueADATE
Year1997
ProceedingsED&TC

Browse the full DATE paper archive.