Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW.
Marco Gonzalez
,
David Bol
Venue
A
DATE
Year
2023
Proceedings
DATE
DBLP record
conf/date/GonzalezB23 ↗
Browse the full
DATE paper archive
.