Using Formal Verification Methods for Optimization of Circuits Under External Constraints.

Daniel Groe, Lucas Klemmer, Dominik Bonora

Browse the full DATE paper archive.