Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI.

Sun ik Heo, Andrew B. Kahng, Minsoo Kim, Lutong Wang, Chutong Yang

Browse the full DATE paper archive.