A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits.

Smriti Joshi, Anne Lombardot, Marc Belleville, Edith Beign, Stphane Girard

Browse the full DATE paper archive.