A power-efficient 3-D on-chip interconnect for multi-core accelerators with stacked L2 cache.

Kyungsu Kang, Sangho Park, Jong-Bae Lee, Luca Benini, Giovanni De Micheli

Browse the full DATE paper archive.