Test generation for clock-domain crossing faults in integrated circuits.

Naghmeh Karimi, Krishnendu Chakrabarty, Pallav Gupta, Srinivas Patil

Browse the full DATE paper archive.