Automated constraint-driven topology synthesis for analog circuits.

Oliver Mitea, Markus Meissner, Lars Hedrich, P. Jores

Browse the full DATE paper archive.