Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits.

Saibal Mukhopadhyay, Swarup Bhunia, Kaushik Roy

Browse the full DATE paper archive.