Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
A study on placement of post silicon clock tuning buffers for mitigating impact of process variation.
Kelageri Nagaraj
,
Sandip Kundu
Venue
A
DATE
Year
2009
Proceedings
DATE
DBLP record
conf/date/NagarajK09 ↗
Browse the full
DATE paper archive
.