BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation.

Maxime Nassar, Shivam Bhasin, Jean-Luc Danger, Guillaume Duc, Sylvain Guilley

Browse the full DATE paper archive.