An on-chip clock generation scheme for faster-than-at-speed delay testing.

Songwei Pei, Huawei Li, Xiaowei Li

Browse the full DATE paper archive.